|
Login to ask the library to add a book.
|
|
Active Filter Settings
No Active Filters
|
|
|
|
|
first record
| previous record
| next record
| last record
|
full | marc
|
Record 1 of 1
|
|
| |
Total Requests 0 Unsatisfied Requests 0
|
|
You searched IISERK - Subject: Red knot MigrationzDelaware Bay (Del. and N.J.)
|
| Request |
|
|
Call Number
|
004.6
|
|
Author
|
Duato, José.
|
|
Title
|
Interconnection networks [electronic resource] : an engineering approach / José Duato, Sudhakar Yalamanchili, Lionel Ni.
|
|
Publication
|
San Francisco, CA : Morgan Kaufmann, c2003.
|
|
Material Info.
|
xxiii, 600 p. : ill. ; 25 cm.
|
|
Summary Note
|
<p> The performance of most digital systems today is limited by their communication or interconnection, not by their logic or memory. As designers strive to make more efficient use of scarce interconnection bandwidth, interconnection networks are emerging as a nearly universal solution to the system-level communication problems for modern digital systems. <p> Interconnection networks have become pervasive in their traditional application as processor-memory and processor-processor interconnect. Point-to-point interconnection networks have replaced buses in an ever widening range of applications that include on-chip interconnect, switches and routers, and I/O systems. <p> In this book, the authors present in a structured way the basic underlying concepts of most interconnection networks and provide representative solutions that have been implemented in the industry or proposed in the research literature. * Gives a coherent, comprehensive treatment of the entire field * Presents a formal statement of the basic concepts, alternative design choices, and design trade-offs * Provides thorough classifications, clear descriptions, accurate definitions, and unified views to structure the knowledge on interconnection networks * Focuses on issues critical to designers.
|
|
Notes
|
Includes bibliographical references (p. 569-592) and index.
|
|
Notes
|
Foreword -- Foreword to the First Printing -- Preface -- Chapter 1 - Introduction -- Chapter 2 - Message Switching Layer -- Chapter 3 - Deadlock, Livelock, and Starvation -- Chapter 4 - Routing Algorithms -- Chapter 5 - CollectiveCommunicationSupport -- Chapter 6 - Fault-Tolerant Routing -- Chapter 7 - Network Architectures -- Chapter 8 - Messaging Layer Software -- Chapter 9 - Performance Evaluation -- Appendix A - Formal Definitions for Deadlock Avoidance -- Appendix B - Acronyms -- References -- Index.
|
|
Notes
|
Electronic reproduction. Amsterdam : Elsevier Science & Technology, 2007.
|
|
ISBN
|
9781558608528
|
|
ISBN
|
1558608524
|
|
Subject
|
Computer networks.
|
|
Subject
|
Multiprocessors.
|
|
Subject
|
Redes de computadores.
|
|
Subject
|
Arquitetura e organização de computadores.
|
|
Subject
|
Electronic books.
|
|
Added Entry
|
Yalamanchili, Sudhakar.
|
|
Added Entry
|
Ni, Lionel M.
|
|
Added Entry
|
ScienceDirect (Online service)
|
|
Date
|
Year, Month, Day:01405141
|
|
Link
|
An electronic book accessible through the World Wide Web; click for information ScienceDirect
|
|
Link
|
Publisher description
|
|
Link
|
Table of contents
|
|
|
|
|
