My Account | Home| Bulletin Board| Cart | Help
Close Session
IISER-KIndian Institute of Science Education & Research - Kolkata
Quick Search
Search Terms:
All Documents
Books
Newspapers
Periodicals
Articles
Theses
E-Books
Database : IISERK

Set Session Filters
Login to ask the library to add a book.
Active Filter Settings
No Active Filters
There are 0 titles in your cart.

Search History
ty:m & bl:m
Special Collections: Maps
Special Collections: Music Scores
Special Collections: Audio Cassettes
Serial Collections: Newspapers
Special Collections: Government Publications
Recommended Reading
first record | previous record | next record | last record
full | marc
Record 1 of 1
  Total Requests  0      Unsatisfied Requests  0
You searched IISERK - Title: [Version] 4.0.
Request
Call Number 621.39/2
Author Lee, Weng Fook.
Title VHDL [electronic resource] : coding and logic synthesis with Synopsys / Weng Fook Lee.
Publication San Diego : Academic Press, c2000.
Material Info. xxiv, 392 p. ; 24 cm.
Summary Note This book provides the most up-to-date coverage using the Synopsys program in the design of integrated circuits. The incorporation of "synthesis tools" is the most popular new method of designing integrated circuits for higher speeds covering smaller surface areas. Synopsys is the dominant computer-aided circuit design program in the world. All of the major circuit manufacturers and ASIC design firms use Synopsys. In addition, Synopsys is used in teaching and laboratories at over 600 universities. * First practical guide to using synthesis with Synopsys * Synopsys is the #1 design program for IC design.
Notes List of Figures. -- List of Tables. -- List of Examples. -- Preface. -- Acknowledgement. -- Trademarks. -- I. VHDL CODING -- 1. Introduction. -- 2. VHDL Simulation and Synthesis Flow. -- 3. Synthesizable Code for Basic Logic Components. -- 4. Signal Versus Variable. -- 5. Examples of Complex Synthesizable Code. -- 6. Pipeline Microcontroller Synthesizable Design. -- II. LOGIC SYNTHESIS WITH SYNOPSYS. -- 7. Timing Considerations in Design. -- 8. VHDL Synthesis with Timing Constraints. -- 9. GTECH Instantiation. -- 10. DesignWare Library. -- 11. Testability Issues in Synthesis. -- 12. FPGA Synthesis. -- 13. Synthesis Links to Layout. -- 14. Design Guideline to Follow for Efficient Synthesis. -- 15. Appendix A (STD_LOGIC_1164 Library). -- 16. Appendix B (Shifter Synthesis Results). -- 17. Appendix C (Counter Synthesis Results). -- 18. Appendix D (Pipeline Microcontroller Synthesis Results--Top-Down Compilation). -- 19. Appendix E (EDIF File of Synthesized Microcontroller Example from Chapter 6). -- 20. Appendix F (SDF File from Synthesized Microcontroller Example of Chapter 6). -- Glossary. -- Bibliography. -- Index.
Notes Electronic reproduction. Amsterdam : Elsevier Science & Technology, 2007.
ISBN 9780124406513
ISBN 0124406513
Subject VHDL (Computer hardware description language)
Subject Electronic books.
Added Entry ScienceDirect (Online service)
Date Year, Month, Day:01405141
Link An electronic book accessible through the World Wide Web; click for information ScienceDirect
Link Publisher description
Link Table of contents

Keyword Search

 Words: Search Type:
 
 

Database: IISERK

Any filter options that are chosen below will be combined with the Session Filters and applied to the search.
Nature of Contents Filters Format Filters

Including Excluding

Including Excluding
Language Filters Place of Publication Filters

Including Excluding

Including Excluding
Publication Date Context Date
  -     -  

Set Session Filters
Select below to return to the last:
Copyright © 2014 VTLS Inc. All rights reserved.
VTLS.com