My Account | Home| Bulletin Board| Cart | Help
Close Session
IISER-KIndian Institute of Science Education & Research - Kolkata
Quick Search
Search Terms:
All Documents
Books
Newspapers
Periodicals
Articles
Theses
E-Books
Database : IISERK

Set Session Filters
Login to ask the library to add a book.
Active Filter Settings
No Active Filters
There are 0 titles in your cart.

Search History
Recommended Reading
first record | previous record | next record | last record
full | marc
Record 1 of 1
  Total Requests  0      Unsatisfied Requests  0
You searched IISERK - Publisher: Springer Berlin Heidelberg,
Request
Call Number 621.395
Author Munden, Richard.
Title ASIC and FPGA verification [electronic resource] : a guide to component modeling / Richard Munden.
Publication San Francisco, Calif. : Morgan Kaufmann, 2004.
Material Info. xx, 316 p. : ill. ; 24 cm.
Series Morgan Kaufmann series in systems on silicon
Summary Note Richard Munden demonstrates how to create and use simulation models for verifying ASIC and FPGA designs and board-level designs that use off-the-shelf digital components. Based on the VHDL/VITAL standard, these models include timing constraints and propagation delays that are required for accurate verification of todays digital designs. ASIC and FPGA Verification: A Guide to Component Modeling expertly illustrates how ASICs and FPGAs can be verified in the larger context of a board or a system. It is a valuable resource for any designer who simulates multi-chip digital designs. *Provides numerous models and a clearly defined methodology for performing board-level simulation. *Covers the details of modeling for verification of both logic and timing. *First book to collect and teach techniques for using VHDL to model "off-the-shelf" or "IP" digital components for use in FPGA and board-level design verification.
Notes Includes index.
Notes 1.Introduction to Board-Level Verification; 2.Tour of a simple model; 3.VHDL packages for component models; 4.Introduction to SDF; 5.Anatomy of a VITAL Model; 6.Modeling Delays; 7.VITAL truth tables; 8.Modeling timing constraints; 9.Modeling registered devices; 10.Conditional delays and timing constraints; 11.Negative timing constraints; 12.Timing Files and Backannotation; 13.Adding Timing to Your RTL Code; 14.Modeling Memories; 15.Considerations for Component Modeling; 16.Modeling Component Centric Features; 17.Testbenches for Component Models.
Notes Electronic reproduction. Amsterdam : Elsevier Science & Technology, 2007.
ISBN 9780125105811
ISBN 0125105819
Subject Application specific integrated circuits.
Subject Circuits intégrés à la demande.
Subject Réseaux logiques programmables par l'utilisateur.
Subject Electronic books.
Added Entry ScienceDirect (Online service)
Date Year, Month, Day:01405141
Link An electronic book accessible through the World Wide Web; click for information ScienceDirect

Keyword Search

 Words: Search Type:
 
 

Database: IISERK

Any filter options that are chosen below will be combined with the Session Filters and applied to the search.
Nature of Contents Filters Format Filters

Including Excluding

Including Excluding
Language Filters Place of Publication Filters

Including Excluding

Including Excluding
Publication Date Context Date
  -     -  

Set Session Filters
Select below to return to the last:
Copyright © 2014 VTLS Inc. All rights reserved.
VTLS.com